Master information

Task description and requirements

Tasks:

• Provide and Deliver IFX Timing and Power Signoff data
• Review and update of digital timing and power sign-off guidelines
• Assess and evaluate foundry signoff regulations


Requirements:

• A sound knowledge in digital chip design including timing, power and IR drop analysis and verification as well as functional simulation
• Deep knowledge in Static Timing Analysis
• Preliminary knowledge in SPICE simulation
• Programming skills in Perl/ Python
• Experience on Digital Implementation flow and STA (Cadence/Synopsys)
• Experience on IR Drop/EM verification as a plus
• An independent and self-responsible working style with active share of knowledge


Advantages:

• A very renowned company
• You will work in an international environment
• Varied tasks in a renowned company


Duration: 6 MM

Category